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Synopsis
Some modifications of an asynchronous ring arbiter
are proposed. This arbiter is composed of a chain of
cells. Each cell has one to one correspondence to a
device. In the chain, there exists only one privilege
to arbitrate conflicts of requests from many devices.
A class of modifications is high speed arbiters, ob-
tained by increasing the number of connecting wires
between two adjacent cells. As the results, the time
required for the privilege to pass through a cell
decreases by about one-half compared with the original
arbiter. Another class of modifications is arbiters
with priority rules. They are obtained by adding a
few hardware to the original arbiter. The priority
order of request acknowledgements in all the cells is
specified. Using above modifications, conflicts of
requests in many digital systems may be feasibly ar-
bitrated.
1. Introduction
There are many systems, in which more than two devices operated
under independent clock pulses share a common resource such as a
memory module, a common bus, etc. In such systems, conflicts on privi-
lege acquisitions to possess a common resource may occur frequently.
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The asynchronous arbiter is a circuit to arbitrate such conflicts,
so that more than two devices may never possess a common resource
simultaneously and if there exist more than one requests, at least
one of them will be acknowledged in a finite time.
Many asynchronous arbiters have been proposed since Plummer's
proposal. They are divisible into the First-arrival-first-service
type in which requests are acknowledged by order of arrival [1]-[5]
and the Daisy chain type in which requests are acknowledged in order
of device arrangements [5]-[12].
The ring arbiter [7] described in this paper belongs to the
latter type. It has been applied to bus control modules in a mini-
computer complex system, a ~ programed computer system HOP, etc [13]-
[15] .
This arbiter is composed of a chain of cells having the same
structure. Each of them is assigned to each device. There exists
only one privilege for the exclusive common resource possession in
this chain. It is going round all the cells. The request issued
from any device is received as an input signal in the corresponding
cell and acknowledged at the time when the privilege reaches the
corresponding cell. Then the acknowledgement is sent to the corre-
sponding device as an output signal and after the device releases
the request, the privilege goes to the next cell. In succeeding
descriptions, this arbiter is called as the basic one and the cell
used in this arbiter is called as the basic one.
The basic arbiter allows each basic cell to share the common
resource on an equitable basis. Besides, it has an excellent extend-
ability in addition to its simple configuration. In above applica-
tions, such features are effectively utilized. However, this arbiter
can not be applied to systems, in which the fast response time or the
preferential service to the specified device is required.
This paper proposes modifications of an asynchronous ring arbiter,
applicable to such systems. In Chapter 2, the operation of the basic
arbiter and the action of the basic cell are described in detail. In
Chapter 3, at first, two high speed arbiters obtained by increasi~g
the number of connecting wires between two adjacent cells are shown,
and the next, two arbiters with a priority rule are shown.
2. Basic Arbiter
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2.1 Structure of Basic Arbiter
The basic arbiter dealed with in this paper is composed of the
chain of basic cells as shown in Fig.l. A basic cell C. (l~i~n, n~3)
1.
is prepared for the device i. There is only one level signal P, as
a privilege, going round all the chain along directions of arrows.
It allows each device to possess the common resource exclusively. At
the time when Preaches C. if the request is not issued, it is direct-
1.'
ly transmitted to the next cell Ci +l ' and if the request is issued,
it is transmitted to C. 1 after this request is satisfied. The trans-
1.+
mission of P is performed in hand shake style (see Fig.2).
device ndevice i
---w----
device 1 device 2
Io--------.-privilege wire
Fig.l Structure of Ring Arbiter
This arbiter has features as follows.
Iri Ai'\I device i
request acknowledgement
wire wire
Fig.2 Block Diagram of a Cell
confirmation
wi re
Xi
(1) Each device can possess the common resource on an equitable
basis.
(2) The arbiter has an excellent extendability.
(3) The structure of the basic cell is very simple.
(4) Few additional circuits are required to initialize this
arbiter.
(5) This arbiter has a large noise immunity.
The block diagram of C. is shown in Fig.2. C. is connected with
1. 1.
the device i by a request wire and privilege wire
an acknowledgement wire. Variables
r. and A. are assigned to signals
1. 1.
on the request wire and the acknowl-
edgement wire, respectively. The
value of r. is held at logic level
1.
1 when and only when the request is
issued from the corresponding
device i and A. is held at 1 when
1.
and only when it is acknowledged.
As mentioned above, adjacent
two basic cells (C. & C. 1 or C. &
1. 1.- 1.
Ci +l ) are connected by a privilege wire and a confirmation wire.
78 Takuji OKAMOTO
Variables x. and X. are assigned to an input signal given from C. 1J. J. J.-
through the privilege wire and an output signal given to Ci + l through
the privilege wire. Variables y. and Y. are also assigned to an input
J. J.
signal given from C. 1 through the confirmation wire and an output
J.+
signal given to C. 1 through the confirmation wire, respectively. x. (J.- J.
X.) is held at logic level 1 only in the interval when C. is receiving
J. J.
(sending) P from C. l(to C.+ l ) and y. (Y.) is held at logic level 1J.- J. J. J.
only in the interval when C. is receiving (sending) the confirmation
J.
signal to confirm the receipt of the privilege from Ci +l (to Ci - l ).
This arbiter operates without any malfunction under assumptions
that the device i satisfies the following conditions.
(al) r. can change from logic level 0 to 1 (hereafter referred
J.
to as r. (0+1)) when and only when A.=O, and r. can change from logic
J. J. J.
level 1 to 0 (hereafter referred to as r. (1+0)) when and only when
J.
A.=l.
J.
(a2) If the device i once possesses the common resource, its
possessio~ time is finite and longer than T1(>0) without fail. On
the contrary, it takes more than T2 (>0) for the device to issue
the request again after the termination of a resource possession.
(a3) The device i can possess the common resource exclusively
when r.A.=l.
J. J.
Both assumptions (al) and (a2) are related to the occurrence of
request and its relinquishment in the device i, and the assumption
(a3) is related to the common resource possession of the device i.
These assumptions are satisfied enough in usual environments.
2.2 Action of Basic Cell
The circuit of the basic cell is shown in Fig.3. Variables (x,y,
r) and (X,Y,A) are called as input variables and output variables
respectively. In succeeding descriptions of this chapter, suffixes
showing cell numbers are omitted, provided there is no misunderstanding.
RSI is an RS flip-flop comparing the arrival time of P with the
occurrence time of request, and RS2 is an RS flip-flop remembering
P. Two output values Ql' Q2 in RSl and one output value Q3 in RS2 are
selected as internal state variables.
The state of a cell is defined as one dimensional array (x y r Ql
Q2 Q3 X Y A) of input variables, internal state variables and output
variables. State transitions between stable states in fundamental
mode operation are shown in Fig.4. Labels attached to arrows show
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RS1 RS2
x
Y _--11-+---_+_---' '-------'1Cl
A
x
It---y
Fig.3 Configuration of a Basic Cell
r---------( 00 0 1 11 0 0 0)-(0 0 1 1 0 10 0 0) ____!X (O~l) r (O~l) !X(O~l)
(1 01 01 0 0 1 0)-( 1000 1001 0 )-(1 0 11 01 0 01)
J r(O->l) I r (l~O)X(hO)~ ~ X(HO)
(0 0 0 10 0 110)- (0 0 0 11 0 110 )
y (0 ->1 { r ( 0 -> 1) !y ( 0 -> 1 )
(011101000)-(010111000) (XyrQ1Q2Q3X VA)L r(O->l) y(1+0)
Fig.4 State Diagram of a Basic Cell
input changes causing corresponding transitions.
If r=O before the arrival of P, the cell is in the state (000 III
000) and if r=l before the arrival of P, it is in the state (001 101
000). Suppose that P arrives when the cell is in the state (000 III
000). x(O+l) arises. Subsequently, Ql(l+O), Y(O+l) and Q3 (1+0) arise
in order, and finally, the state reaches (100 010 010), sending Y=l
to the preceding cell.
When the cell is in the state (001 101 000), if P arrives, A(O+l)
arises and the corresponding device starts to possess the common re-
source. If it finishes the common resource possession, r(l+O) arises
and then Q2(0+1) arises. Subsequently, Ql(l+O), Y(O+l) and Q3 (1+0)
arise in order and A(l+O) arises independently in parallel with these
changes. And finally, the state becomes (100 010 010).
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The next action of the cell is as follows, regardless of whether
the request has been acknowledged or not.
If r=O after Y(O+l), variable changes x(l+O), Ql(O+l) and X(O+l)
arise in order and then the state will be (000 110 110), and if r=l
after them, it will be (001 100 110) after Q2(l+0). Consequently, the
cell starts to send P to the next one. When the next cell receives
P, y(O+l) arises at first and thereafter Q3(O+1), Y(l+O) and X(l+O)
arise in order. Then, the cell reaches state (010 III 000) or (011
101 000) according to whether r=O or 1 and finally it returns to the
initial state by y(l+O).
In above descriptions, the behavior of a cell is analyzed in
fundamental mode. The next, we will analyze it in nonfundamental mode.
In this mode, more than two inputs may changes in a very small interval
of time. There are only four possible combinations of such changes
in this cell, which are {x(l+O), r(O+l)}, {y(O+l), r(O+l)}, {y(l+O),
r(O+l)} and {x(O+l), r(O+l)}. Because, xy=O. If anyone of these
combinations happens, a race will occur. It is a noncritical race
in each of preceding three combinations. However, it is a critical
race in the last combination.
If both x(O+l) and r(O+l) occur in a very small interval of time,
RBI may fall into metastable state. Therefore, the basic cell is
protected from the possibility of malfunctions based on the occurrence
of this state by raising threshold voltages in gates Gl and G2 . The
internal configuration of these gates is shown in Fig.S. Diodes Dl
and D2 are inserted to raise the threshold voltage and diodes D3 , D4 ,
r - -...-_-_-_IJ.-...... -.._-O+Vee
D.
2.7K
..... J
S N7460
330
Fig.S Internal Configuration of
High Threshold Gate
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DS and D6 are added to match input levels in these gates with output
ones from preceding stages. Consequently, even if the metastable
state occurs, the cell will operate without any difference from the
fundamental mode operation except that it reaches either of two states
((101 010 010), (101 101 001» delayed by the interval at the metasta-
ble state. It is also apparent that there is no hazard in each race.
2.3 Initialization
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initialization.
level 0, a level
as a privilege P
It is necessary for the proper operation of the basic arbiter to
generate only one privilege in the chain at initial condition. In
this arbiter, the initialization can be performed by supplying a pulse
to only one cell. Suppose it to be C. without loss of generality.
1
Additional circuits to C. for the initialization are shown in Fig.6.
1
At first, when the value of R turns to logic level 1 from 0, the states
of Ci and Ci _ l turn to (000 110 010) and (010 111 000) after a certain
interval, respectively. The remaining cells stay in (000 111 000).
Where it is assumed that no request is occurred in the interval of
Thereafter, as soon as the value of R returns to logic
signal Q3=0 in Ci starts to go round all the cells
(X. (0+1».
1
Fig.6 Initialization of Basic Arbiter
3. Modifications of Basic Arbiter
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Speed-up of Basic Cell
Assuming that the propagation delay time in any gate is equal to
d [nsec]. It takes 10d [nsec] for the privilege to pass through a
basic cell (from x. (0+1) to X. (0+1)), unless any request exists (r.=O).
1 1 1
Consequently, it takes 10nd [nsec] for the privilege to make a round
all·the cells.
RS 1 RS 2
Vi +---+-+----If--' L..----lQ
fi
Fig.7 Configuration of a Cell for 3 Wire Type Arbiter
--------....( 0 0 1 0 0 0 1 0 ) -( 0 0 1 1 0 0 1 0 )
I f;(o ...., ) I
+ 2;(1->0) Fl'", 0)
( 0 0 0 0 0 0 1 0 )-( 0 0 0 1 0 0 1 0 )
I f(O~l) I
+ X;(o ... ,) , +x;(o ... ,)
( 1 0 0 0 0 0 1 0 )-( 1 0 0 1 0 0 1 1 )
I f;( o~ 1) I
+2;(0->') +2;(0 ... ,)
( 1 0 1 1 1 1 0 0 )-( 1 0 1 0 1 1 0 0 ) --( 1 0 1 1 0 0 1 1 )I no ... ,) I [('-->0)+x;(,~o) , +x;(,->0) ,
( 0 0 1 1 1 I 1 0 )-( 0 0 1 0 1 1 1 0 )
I f;(O ... ,) I
+y;(o->,) +Y;(o->,)
( 0 1 1 1 0 0 1 0 )-( 0 1 1 0 0 01 0 ) (x; Yi 2;fi X;Y; Zi A.)
l r;(o .... ') Y;(, ... 0)
Y;('--+ 0)
Fig.8 State Diagram of a Cell for 3 Wire Type Arbiter
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Let us consider modifications of the basic cell for speed-up.
Fig.7 shows a cell obtained by addiong one more wire to the basic cell
to interconnect two adjacent cells. Hereafter the arbiter composed
of such cells is referred to as 3 wire type arbiter. In this cell,
two input signals of GS in the basic cell are sent directly to the
next cell. As the result, a 3 input NAND gate is used as Gl .
Let us define the state of the cell C. in Fig.7 as (x.y.z.r. X.
~ ~ ~ ~ ~ ~
Y.Z.A.). The state diagram in Fig.S shows transitions between stable
~ ~ :l
states, where the cell C. operates in fundamental mode. It is appar-
:l
ent from Fig.7 that it takes 6nd [nsec] for P to make a round all the
cells.
The next, Fig.9 shows a cell obtained by adding one more wire
to the cell (shown in Fig.7) to interconnect with two adjacent ones.
Hereafter the arbiter composed of such cells is referred to as 4 wire
type arbiter. In this cell C., the release of the privilege in the
:l
preceding cell Ci _ l is informed not by the signal Qi-l,l (the output
of Gl in C. 1)' but by the signal Z. 2 (the output of G4 in C. 2)·:l- :l- :l-
As the result, the input signal z. in C. is equal to the output signal
:l ~
Fig.9 as (x.y.z.w.
:l ~ :l :l
in Fig.lO. Only stable
type, it takes 4nd [nsec]
Z. 2 (=W. 1)·~- ~-
Let us define the state of the cell shown in
r. X.Y.Z.W.A.). The state diagram is shown
:l :l:l ~ :l ~
states are shown. Calculating as in 3 wire
for P to make a round of all the cells.
In either 3 wire type arbiter or 4 wire type arbiter, the ini-
tialization can be performed in the similar way as the basic one and
the possibility of malfunctions also disappears. Besides, changes of
------------------~.. Wi (= Zi+,)
Zi
Fig.9 Configuration of a Cell for 4 Wire Type Arbiter
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__------....( 00110 00 11 0)_( 0 011 10 01 10)-----.,
! Z;(1-0) r;(O-1) !Z;(hO)
(00010 001 10)_(0001 100 1 1 0)
! XJ O-,) rJ0->') !X;(0_1)
( 1 0 0 10 0 0 1 10)_( 1 0 011 00 1 1 1)
!W;(1->0) rJo.1l !W;(1.0)
(1000000100)_(1000100101)
!Z;(O-,) r;(O-,) !Zi(O_1)
(1 0 1 0 1 11000)_(10 100 11 000)_( 1 0 1010 01 0 1)
!Wi(O...,) rJ0->1) !w;(o+,) r;(HO)
( 1 01 1 1 11010)-(10 11 011 010 )
!1<;('->O) ri(o-,) !XJ1-+0)
(00 11 11 1010 )_( 00 1 10 1 1 01 0) (Xi poW; r; X;Y;Zi W;A;)
! Y;(O... ,) ri(O-') !Y;(O-" )
( 01 1 11 00110)-( 0 1 1 1 00 011 0)
l [(0-1 )I Vi( 1 -0 )
Fig.10 State Diagram of a Cell for 4 Wire Type Arbiter
internal state variables accompanied with the occurrence of the
request and the arrival of P (z. (0+1» are just the same as in the
1
basic cell.
3.2 Supplement of priority
One method to add a priority to the basic arbiter is one that, if
by
cell Cl
to go
the specified
Cl , it starts
rule obtained
there is no request in the chain, P is fixed to
and if any request is issued in any cell except
round. Fig.ll shows an arbiter with a priority
modifying the basic one, based on s~ch a policy.
r O is a variable, the value of which is logic level 1 when and
only when any request except r l exists. The privilege P is fixed at
Cl(Xn(=xl)=l) as long as rO=O. When any request is issued except r l ,
ro(O+l) will arise. Then, P starts to make a round all the cells.
If the device 1 is possessing the common resource, P starts to
make a round at the end of its possession. When Preaches Cl again,
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Alrl
X2 XnXl Xn
C2 Cn
Yl Yn
Y2 Yn
Fig .11 An Arbiter with a priority Rule (1)
r l
Xl Xn
Xn
Cl Cn
Yn
Yn
Fig.12 An Arbiter with a Priority Rule (2)
the state of the arbiter is returned to the original state. Then,
if there exists any request except rl(rO=l), P will make a round
again all the cells.
This arbiter is suited to systems, in which only one specified
device issues requests frequently.
Another modification with a priority rule is shown in Fig.12.
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Cells used in this arbiter are obtained by removing Ga and G9 from
the cell in Fig.3. When there is no request in the chain (rO=l), P
is staying in the control circuit (xO=O, POl=O, P02=1). If any request
is issued from any device, ro(l+O) and xl(O+l) arise in order and P
starts to make a round of the chain.
If ro(l+O) arises, only the leading
transmitted to succeeding cells in order.
the control circuit after a round of the
edge of P is preferentially
This edge arrives again at
chain. Then the transmission
of the trailing edge starts to go round cells. And finally, it returns
to the control circuit. Then, P stays in the control circuit until a
new request is issued.
This arbiter is suited to systems, in which a priority rule among
all the devices is required.
4. Conclusions
In this paper, some modifications of an asynchronous ring arbiter
composed of a chain of cells are proposed. They are divided into two
classes. One is a class with high speed ability, which is obtained
by allowing the number of connecting wires between adjacent cells to
increase in the original arbiter. The other is a class with priority
rules, which is obtained by modifying only one of cells in the original
arbiter or by adding a few circuit in a part of it. Besides, many
other modifications with priority rules may be also realizable accord-
ing to requirements of systems.
Consequently, this ring arbiter may be applicable to a wide range
of computer systems.
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